rel="stylesheet">
Toggle navigation
Contact us
Intranet login
About us
Overview
History
Organization
Partnerships
Facts and Figures
IT Sites
IT Aveiro
IT Coimbra
IT Lisboa
IT Branch - Covilhã
IT Branch - ISCTE-IUL
IT Branch - Leiria
IT Branch - Porto
Research & Innovation
Thematic Lines
Research Impact
Research Landmarks
Lab Infrastructure
Technology Transfer
Start-ups & Spin-offs
News & Events
News
Coming Events
Past Events
Outreach Activities
Media Coverage
Newsletters
Work With Us
Positions for Doctorates
Other research positions
Other contract positions
Why choose IT
Testimonials
Resources
Annual Reports
Quality Policy
Code of Conduct
Gender Equality
Sustainability
Privacy Policy
Corruption Prevention Plan
Support Staff
Complaints Channel
Press Kit
Search!
Creating and sharing knowledge in communications and information technology
Home
Thematic Lines
Basic Sciences and Enabling Technologies
Speeding-Up PVT-Inclusive Analog/RF IC Sizing Optimizations With Artificial Neural Network based Performance Regressors and Transfer Learning
Close
<p>It appears your web browser doesn't support iframes.</p>
Basic Sciences and Enabling Technologies
CONCLUDED MSC THESIS
Speeding-Up PVT-Inclusive Analog/RF IC Sizing Optimizations With Artificial Neural Network based Performance Regressors and Transfer Learning
Pedro Alberto Oliveira Paiva
Supervisors:
Ricardo Miguel Ferreira Martins
University:
Instituto Superior Técnico
Keywords:
Electronic Design Automation, Deep Learning, Artificial Neural Network, Transfer Learn- ing, Low Noise Amplifier
Abstract:
PDF download
© 2026, IT - Instituto de Telecomunicações | All Rights Reserved
