Toggle navigation
Contact us
Intranet login
About us
Overview
History
Organization
Partnerships
Facts and Figures
Start-ups & Spin-offs
IT Sites
IT Aveiro
IT Coimbra
IT Lisboa
IT Branch - Covilhã
IT Branch - ISCTE-IUL
IT Branch - Leiria
IT Branch - Porto
Research & Innovation
Thematic Lines
Lab Infrastructure
Research Impact
Research Highlights
Technology Transfer
News & Events
News
Coming Events
Past Events
Outreach Activities
Clipping
Newsletters
Work With Us
Post-doc positions
Other research positions
Other contract positions
Why choose IT
Testimonials
Resources
Annual Reports
Quality Policy
Code of Conduct
Gender Equality
Sustainability
Privacy Policy
Support Staff
Press Kit
Search!
Creating and sharing knowledge for telecommunications
Home
Thematic Lines
Wireless Technologies
FPGA-based Implementation of an ASK/FSK Detector for Railway Signalling Balises
Close
<p>It appears your web browser doesn't support iframes.</p>
Wireless Technologies
CONCLUDED MSC THESIS
FPGA-based Implementation of an ASK/FSK Detector for Railway Signalling Balises
Marcelo Marques
Supervisors:
Arnaldo da Silva Rodrigues de Oliveira
University:
Universidade de Aveiro
Keywords:
Abstract:
PDF download
© 2024, IT - Instituto de Telecomunicações | All Rights Reserved
