Creating and sharing knowledge for telecommunications

High Performance Voltage Fed AC-DC Full-Bridge Single-Stage PFC with Reduced DC Bus Capacitor

Ribeiro, H.R. ; Borges, B.

IEEE Transactions on Power Electronics Vol. 29, Nº 6, pp. 2680 - 2692, June, 2014.

ISSN (print): 0885-8993
ISSN (online):

Journal Impact Factor: 3,483 (in 2008)

Digital Object Identifier: 10.1109/TPEL.2013.2272723

Full-Bridge Single-Stage, FBSS, AC-DC converters allow to regulate both the output voltage and the input current that achieves a near sinusoidal waveform using only the four bridge transistors. Independently of this feature, these converters still need to be optimized in order to become an interesting and attractive solution for modern Switch Mode Power Supplies with PFC function. One of the most important improvements needed is the downsizing of the DC bus capacitor, Cb, with the inherent cost reduction. However, this action introduces complex issues in the regulation of the input current and it is also responsible for the generation of high output voltage ripple. The new contribution of this paper consists in the introduction of a set of power circuit optimizations and control techniques in a Full Bridge Single-Stage PFC converter that solves the referred issues in order to enable the reduction of the DC bus capacitor¡¦s size and cost. These procedures are based in the use of a Free Wheeling Circuit that improves the light load operation and in the application of One Shot non linear modulator, in order reduce the output voltage ripple even when the DC bus ripple is high. The possibility of using, in the proposed topology, a reduced ratio capacitance/watt lower than the typical values used in commercial applications (0.7ƒÝF/W to 0.5ƒÝF/W for 385V to 450V respectively), while maintaining the accurate input current regulation, is also theoretically proved. The developed concepts, solutions and design criteria are detailed described in the paper. The correspondent theoretical study is verified trough experimental results token in an optimized FBSS topology prototype.