Creating and sharing knowledge for telecommunications

Real Time FPGA based Testbed for OFDM Development with ML synchronization

Pereira, T.P. ; Violas, M. ; Gameiro, A. ; Ribeiro, C. ; Lourenço, J.L.

Real Time FPGA based Testbed for OFDM Development with ML synchronization, Proc IARIA International Conf. on Systems and Networks Communications - ICNS, Lisbon, Portugal, Vol. 1, pp. 1 - 5, November, 2012.

Digital Object Identifier: 0

In this paper, we present a real-time testbed Orthogonal Frequency Division Multiplexing (OFDM) signaling scheme. The testbed is implemented in a Field- Programmable Gate Array (FPGA) through Xilinx System Generator for DSP and includes all the blocks needed for the transmission path of OFDM. Time-domain synchronization is achieved through a joint maximum likelihood (ML) symbol- time and carrier frequency offset (CFO) estimator through the redundant information contained in the cyclic prefix (CP). Results show that a rough implementation of the signal path can be implemented by using only Xilinx System Generator for DSP. This work presents a valid FPGA implementation of an OFDM receiver synchronization algorithm using a high-level design tool.