rel="stylesheet">
Creating and sharing knowledge in communications and information technology

PROJECT / Headway

PROJECT: DSRC 5,9GHz
ACRONYM: Headway
MAIN OBJECTIVE: Develop a DSCR 5,9GHz (Layers PHY & MAC) transceiver, FPGA based
Reference: Po 1011
Funding: BIT/BRISA
 
Start Date: 01-01-2010   |   End Date: 01-12-2010
Team: João Nuno Pimentel da Silva Matos, Arnaldo da Silva Rodrigues de Oliveira, Nuno Balula de Almeida
Groups: Radio Systems – Av
Partners:
Local Coordinator: João Nuno Pimentel da Silva Matos
Links: Internal Page

This project falls under the following United Nations Strategic Development Goals (SDGs):

No publications associated with this project.