@ARTICLE {9737,
author={N. Lourenço and A. Canelas and R. P. Póvoa  and R. M. Martins and N. Horta},
doi={10.1016/j.vlsi.2014.07.002},
journal={Integration, the VLSI Journal},
title={Floorplan-aware analog IC sizing and optimization based on topological constraints},
year={2015},
month={January},
volume={48},
number={1},
pages={183-197},
ISSN={0167-9260}
}